JPH041738Y2 - - Google Patents

Info

Publication number
JPH041738Y2
JPH041738Y2 JP1987111807U JP11180787U JPH041738Y2 JP H041738 Y2 JPH041738 Y2 JP H041738Y2 JP 1987111807 U JP1987111807 U JP 1987111807U JP 11180787 U JP11180787 U JP 11180787U JP H041738 Y2 JPH041738 Y2 JP H041738Y2
Authority
JP
Japan
Prior art keywords
printed wiring
wiring board
metal plate
heat dissipation
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1987111807U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6416641U (en]
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987111807U priority Critical patent/JPH041738Y2/ja
Publication of JPS6416641U publication Critical patent/JPS6416641U/ja
Application granted granted Critical
Publication of JPH041738Y2 publication Critical patent/JPH041738Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
JP1987111807U 1987-07-20 1987-07-20 Expired JPH041738Y2 (en])

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987111807U JPH041738Y2 (en]) 1987-07-20 1987-07-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987111807U JPH041738Y2 (en]) 1987-07-20 1987-07-20

Publications (2)

Publication Number Publication Date
JPS6416641U JPS6416641U (en]) 1989-01-27
JPH041738Y2 true JPH041738Y2 (en]) 1992-01-21

Family

ID=31350183

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987111807U Expired JPH041738Y2 (en]) 1987-07-20 1987-07-20

Country Status (1)

Country Link
JP (1) JPH041738Y2 (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2519422Y2 (ja) * 1993-06-22 1996-12-04 将一 林 自動車用ホイールのセンターロツク装置
JP5425381B2 (ja) * 2006-08-14 2014-02-26 建中 陳 発光モジュールおよびその製造プロセス

Also Published As

Publication number Publication date
JPS6416641U (en]) 1989-01-27

Similar Documents

Publication Publication Date Title
JP2642548B2 (ja) 半導体装置およびその製造方法
US6029343A (en) Insulated surface mount circuit board construction
US4147889A (en) Chip carrier
US6713856B2 (en) Stacked chip package with enhanced thermal conductivity
US5869889A (en) Thin power tape ball grid array package
EP0664562A1 (en) Ball grid array plastic package
US5067005A (en) Semiconductor device
KR20090056594A (ko) 온도 감지소자가 장착된 반도체 파워 모듈 패키지 및 그제조방법
WO2008041813A1 (en) Ceramic package and method of manufacturing the same
EP0186667B1 (en) Mounting semi-conductor chips
JP2006100759A (ja) 回路装置およびその製造方法
JPH041738Y2 (en])
US6057594A (en) High power dissipating tape ball grid array package
US8542490B2 (en) Vertically mounted multi-hybrid module and heat sink
JPS6344745A (ja) 電子部品搭載用基板
KR20060105403A (ko) 혼성회로와 복합기판을 가지는 패키지 구조물
JPH0529533A (ja) 半導体装置
EP0804054A1 (en) Insulated surface mount circuit board construction
JPH09246433A (ja) モジュールの放熱構造
JPS61147554A (ja) ハイブリツドicモジユ−ル
EP4227986A1 (en) Power semiconductor module arrangement and methods for producing a semiconductor arrangement
JPH04124860A (ja) 半導体パッケージ
KR100216063B1 (ko) 메탈 볼 그리드 어레이 패키지
KR950003904B1 (ko) 반도체 패키지
JP2592869Y2 (ja) 混成ic装置